www.design-reuse-embedded.com

Open-Silicon to Demonstrate its HBM2 IP Subsystem Solution for High Performance Computing Applications, and Showcase its Comprehensive IP Subsystem Solution for High-End Networking Applications at TSMC Technology Symposium 2018


May. 19, 2018 – 

Open-Silicon, a system-optimized ASIC solution provider, will demonstrate its Comprehensive High Bandwidth Memory (HBM2) IP Subsystem Solution for 2.5D ASIC SiPs in TSMC FinFET/CoWoS technologies, and showcase its Comprehensive Networking IP Subsystem Solution for High-End Networking Applications at TSMC Technology Symposium 2018, Boston, MA.

High Bandwidth Memory (HBM2) IP Subsystem Solution:

Comprehensive High Bandwidth Memory (HBM2) IP Subsystem Solution for 2.5D ASIC SiPs in TSMC FinFET/CoWoS Technologies – This solution is now available for 2.5D ASIC design starts and also as licensable Intellectual Property (IP). The IP includes the controller, PHY and custom die-to-die I/O needed to drive the interface between the logic-die and the memory die-stack on the 2.5D interposer. Open-Silicon's HBM2 IP subsystem is silicon proven on a 2.5D HBM2 ASIC SiP (System-in-Package) platform. The platform is used to demonstrate the high-bandwidth data transfer rates of >2Gbps, and interoperability between Open-Silicon's HBM2 IP subsystem and HBM2 memory die-stack. http://www.open-silicon.com/high-bandwidth-memory-ip/

Click here to read more ...

 Back

Partner with us

Visit our new Partnership Portal for more information.

Submit your material

Submit hot news, product or article.

List your Products

Suppliers, list and add your products for free.

More about D&R Privacy Policy

© 2018 Design And Reuse

All Rights Reserved.

No portion of this site may be copied, retransmitted,
reposted, duplicated or otherwise used without the
express written permission of Design And Reuse.