www.design-reuse-embedded.com

SEARCH SOLUTIONS

- Categories
- RISC-V
- Embedded Processing
- 5G, 3GPP LTE SoCs
- IoT SoCs
- Artificial Intelligence SoCs
- Automotive SoCs
- Space and Avionics
- Security Solutions & SoCs
- Audio & Video SoCs
- Design Platforms
- Monitoring and Verification
- SoC Design Services
- Find your best SoC design partner

Partner Videos D&R Events

- IP-SoC Days 2024
- IP-SoC Days 2023
- IP-SoC Days 2022
- IP-SoC Days 2021
- IP-SoC Days 2020
- IP-SoC 2023
- IP-SoC 2022
- IP-SoC 2021
- IP-SoC 2020

On Demand Webinars NEWS

Find Top SoC Solutions

for AI, Automotive, IoT, Security, Audio & Video...

Cadence Full-Flow Digital and Signoff Tools Certified on Samsung's 8LPP Process Technology

Find the Latest SoC Solutions
for... Automotive... IoT... Security... Audio... Video

Reference flow enables system and semiconductor companies to accelerate delivery of 8nm LPP process designs

SAN JOSE, Calif. -- May 22, 2018 -- Cadence Design Systems, Inc. (NASDAQ: CDNS) today announced that its full-flow digital and signoff tools have achieved certification for Samsung Foundry’s 8-nanometer (nm) Low Power Plus (LPP) process. The Cadence^® tools were certified for the Process Design Kit (PDK) and foundation library on the 8LPP process and confirmed to meet Samsung Foundry’s accuracy requirements, enabling system and semiconductor companies to accelerate the delivery of 8LPP designs.

The Cadence RTL-to-GDSII design flow that has been certified for the 8LPP process technology is based on the Design Methodology (DM) of Samsung Foundry using an OpenRISC OR1200 design. To learn more about the Cadence full-flow digital and signoff solutions, please visit www.cadence.com/go/samsung8LPPcert.

The Cadence digital and signoff tools are available via a quick-start kit. The certified tools include the Innovus^™ Implementation System, Genus^™ Synthesis Solution, Joules^™ RTL Power Solution, Conformal^® Equivalence Checking, Conformal Low Power, Modus DFT Software Solution, Voltus^™ IC Power Integrity Solution, Tempus^™ Timing Signoff Solution, Quantus^™ Extraction Solution, Physical Verification System (PVS), Cadence CMP Predictor (CCP) and Cadence Litho Physical Analyzer (LPA).

“Our 8LPP process delivers optimized power, performance and area over previous generations of advanced FinFET nodes and is expected to provide great benefits for applications including mobile, networking, server and automotive designs,” said Ryan Lee, vice president of Foundry Marketing at Samsung Electronics. “We’ve been working closely with Cadence to ensure that customers can quickly and easily experience the benefits of this advanced process technology using the certified Cadence digital and signoff full-flow.”

“Our mutual customers can create high-performance designs using the 8LPP process and get to market faster due to Samsung Foundry’s certification of our RTL-to-GDSII reference flow,” said KT Moore, vice president, product management in the Digital & Signoff Group at Cadence. “Our ongoing collaboration with Samsung Foundry demonstrates our commitment to enabling advanced-node innovation.”

About Cadence

Cadence enables electronic systems and semiconductor companies to create the innovative end products that are transforming the way people live, work and play. Cadence^® software, hardware and semiconductor IP are used by customers to deliver products to market faster. The company’s System Design Enablement strategy helps customers develop differentiated products—from chips to boards to systems—in mobile, consumer, cloud datacenter, automotive, aerospace, IoT, industrial and other market segments. Cadence is listed as one of Fortune Magazine's 100 Best Companies to Work For. Learn more at www.cadence.com.