PCIe 16G May Take Until 2017

by Rick Merritt, EETimes

SAN JOSE, Calif., Jun. 23, 2015 – 

Engineers have 16 GTransfers/second up and running in the lab for PCI Express 4.0, aka Gen 4. The bad news is this is the last turn of the crank for a copper version of the interconnect and, despite progress, a final 1.0 version of the spec may not be ready until early 2017.

Developers in the PCI SIG hope to complete a 0.7 version of the spec by the end of the year, at which stage they expect no major changes to the technology. Getting out ahead of the standard, Cadence and Synopsys will both announce PCI Express 4.0 PHY and controller blocks at the annual PCI SIG conference here June 23.

The big work ahead for the standard is in fine tuning the link and getting engineers to agree on its parameters. The work is significant because the greater speed translates into shorter reach generating some new costs for retimers in some systems such as servers which make heavy use of PCIe.

 Back